

**CERTIFICATE OF MAILING (37 CFR 1.8(a))** 

I here certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the U.S. Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Alexandria VA 72313-1450, on

Date: November <u>25</u>, 2003

PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: YONGSAM MOON ET AL.

**EXAMINER: TO BE ASSIGNED** 

**APPLICATION NO.:** 

10/613,442

2817

FILED:

JULY 3, 2003

CONF. No:

ART UNIT:

rlend 7 Valerie Peterson

6594

FOR: VOLTAGE CONTROLLED OSCILLATOR

Information Disclosure Statement Within Three Months of Application Filing or Before First Action – 37 C.F.R. § 1.97(b)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

## 1. Timing of Submission

This information disclosure is being filed within three months of the filing date of this application or date of entry into the national stage of an international application or before the mailing date of a first Office action on the merits, whichever occurs last [37 C.F.R. § 1.97(b)]. The references listed on the enclosed Form PTO-1449 (modified) may be material to the examination of this application; the Examiner is requested to make them of record in the application.

## 2. **Cited Information**

$\boxtimes$	Cop	Copies of the following references are enclosed:						
		All cited references listed on PTO 1449 Form enclosed References marked by asterisks The following:						

Copies of the following references are enclosed:

	Copies of the following references can be found in parent U.S. Application No. :							
		All cited references References marked by asterisks The following:						
	paten	This application was filed after 30 June 2003 and no copies of U.S. patents nor published applications are enclosed (See Notice of Deputy Commissioner Kunin on 11 July 2003).						
	under comm Author be an for the the tra accurre	ollowing references are not in English. For each such reference, the signed has enclosed (i) a translation of the reference; (ii) a copy of a nunication from a foreign patent office or International Searching trity citing the reference, (iii) a copy of a reference which appears to English-language counterpart, or (iv) an English-language abstract e reference prepared by a third party. Applicant has not verified that anslation, English-language counterpart or third-party abstract is an ate representation of the teachings of the non-English reference, h, and reserves the right to demonstrate otherwise.						
		All cited references References marked by ampersands The following:						
Effect	of Info	ermation Disclosure Statement (37 C.F.R. § 1.97(h))						
This Information Disclosure Statement is not to be construed as a representation that: (i) a search has been made; (ii) additional information material to the examination of this application does not exist; (iii) the information, protocols, results and the like reported by third parties are accurate or enabling; or (iv) the cited information is, or is considered to be, material to patentability. In addition, applicant does not admit that any enclosed item of information constitutes prior art to the subject invention and specifically reserves the right to demonstrate that any such reference is not prior art.								
Fee F	aymer	<u>ut</u>						
No fees are believed due because this Information Disclosure Statement is being filed before the mailing date of the first Office Action.								
		cant further submits that no fee is due in light of the following cation under 37 C.F.R. § 1.97(e) (check only one):						
		In accordance with 37 C.F.R. § 1.97(e)(1), the undersigned hereby states that each item of information submitted herewith was cited in a communication from a foreign patent office in a counterpart						

2

3.

4.

foreign application not more than three months prior to the filing of this statement; or

In accordance with 37 C.F.R. § 1.97(e)(2), the undersigned hereby states that no item of information submitted herewith was cited in a communication from a foreign patent office in a counterpart foreign application, or, to the knowledge of the person signing the certification after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c), more than three months prior to the filing of this statement.

However, should the Commissioner determine that fees are due in order for this Information Disclosure Statement to be considered, the Commissioner is hereby authorized to charge such fees to Deposit Account No. 50-2207.

- 5. Patent Term Adjustment (37 C.F.R. § 1.704(d))
  - The undersigned states that each item of information submitted herewith was cited in a communication from a foreign patent office in a counterpart application and that this communication was not received by any individual designated in 37 C.F.R. § 1.56(c) more than thirty days prior to the filing of this statement. 37 C.F.R. § 1.704(d).

Respectfully submitted, Perkins Coie LLP

Date: November  $\frac{25}{2}$ , 2003

Jonathan P. Kudla Registration No. 47,724

P. Kella

## **Correspondence Address:**

Customer No. 22918
Perkins Coie LLP
P.O. Box 2168
Menlo Park, California 94026
(650) 838-4300

			_	COMPLETE IF KNOWN		
			TPE	Application Number:	10/613,442	
	INFORMATION I		-	Art Unit No.:	2817	
	STATEMENT BY			S Filing Date:	July 3, 2003	
	Form PTO-144	9 (Modified)	DEC 0 1 2003	First Named Inventors:	Yongsam Moon et al.	
	(Use several shee	ts if necess	()	Examiner:	To be assigned	
		Ý	É	C		
Sheet	1	of	JAIX NORTH	Attorney Docket No.	59472-8086.US02	

					Ų	J.S. PATENT DOCUMENTS	· · · · · · · · · · · · · · · · · · ·		
Examiner Initials*		U.S. Patent or Cite No. NUMBER		Application  Kind Code (if known)		Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages Relevant Figures Appear	
	_								
					505	DEIGN BATENT BOOKMENTO			
		For	eign Patent or	Application		REIGN PATENT DOCUMENTS	Date of Publication or	Pages, Columns, Lines, Where Relevant	
Examiner Initials*	Cite No.	Office	NUMBER		Code nown)	Name of Patentee or Applicant of Cited Document	Filing Date of Cited Document	Passages or Relevant Figures Appear	Т
						T-NON PATENT LITERATURE D		) 4:41 5 4b - :4	
Examiner Initials*	Cite No.	(t				(in CAPITAL LETTERS), title of the article, symposium, catalog, etc.), date, page(s), and/or country where published.			т
	A	Lee, C. Yoo, W. Kim, S. Chai, and W. Song, "A 622Mb/s CMOS Clock Recovery PLL with Time-Interleaved Phas Detector Array," in <i>IEEE ISSCC Dig. Tech. Papers</i> , Feb. 1996, pp. 198-199.					•		
	В	Overs	Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, "A 1.0625 Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis," in <i>IEEE ISSC Dig. Tech. Papers</i> , Feb. 1997, pp. 238-239.						
	С	Jitter	R. Gu, J. M. Tran, HC. Lin, AL. Yee, and M. Izzard, "A 0.5 – 3.5Gb/s Low-Power Low-Jitter Serial Data CMOS Transceiver," in <i>IEEE ISSCC Dig. Tech. Papers</i> , Feb. 1999, pp. 352-353.						
	D	T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," <i>IEEE J. Solid-State Circuits</i> , Vol. 29 (12/1994), pp. 1491-1496.						,	
	Е		Efendovich, Y. Afek, C. Sella, and Z Bikowsky, "Multifrequency Zero-Jitter Delay-Locked .oop," <i>IEEE J. Solid-State Circuits</i> , Vol. 29, No. 1 (1/1994), pp. 26-70.						

EXAMINER		DATE CONSIDERED					
	•						
*EXAMINER:	Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not						
*EXAMINER:	initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and no considered. Include copy of this form with next communication to application(s).						

				PF	<del></del>			
				∕o`` ˈˈ	cy	CO	MPLETE IF KNOWN	
			/		3	Application Number:	10/613,442	
ĺ		INFORMATION	DISCLOSURE	CE DEC O 1 2000	ع و	Art Unit No.:	2817	
		STATEMENT B	Y APPLICANT		Į,	Filing Date:	July 3, 2003	
		Form PTO-14	49 (Modified)	<b>3</b> .	at F	irst Named Inventors:	Yongsam Moon et al.	
- 0		(Use several she	ets if necessary)	TARET DE SAID (VI	Vb.	Examiner: To be assigned		
:								
	Sheet	2	of	2	Attor	ney Docket No.	59472-8086.US02	
	Sheet	2	of	2	Attor	ney Docket No.	59472-8086.US02	

					U	.S. PATENT DOCUMENTS			
Examiner Initials*	Cit No	e	S. Patent or A	Application  Kind Cod  (if know	- 1	Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines Where Relevant Passage Relevant Figures Appea	s or
		-		-	$\perp$				
	_								
					-				
					505	TION DATENT DOCUMENTS			
FOR  Foreign Patent or Application  Examiner Cite Kind Code Initials* No. Office NUMBER (if known)		Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T				
								, , , , , , , , , , , , , , , , , , ,	
							,		
									Щ
	I	I				F-NON PATENT LITERATURE D in CAPITAL LETTERS), title of the article		, title of the item	$\vdash$
Examiner Initials*	Cite No.	(b	ook, magazi	ne, journal,	serial,	symposium, catalog, etc.), date, page(s), and/or country where published.	volume issue num	ber(s), publisher, city	Т
	F	l .	S. Sidiropoulos, and M. A. Horowitz, "A Semi-Digital Dual Delay-Locked Loop," <i>IEEE J. Solid-State Circuits</i> , Vol. 32, No. 11, (11/1997), pp. 1683-1692.						
	G	Locke	Y. Moon, J. Choi, K. Lee, DK. Jeong, and MK Kim, "An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance," <i>IEEE J. Solid-State circuits</i> , Vol. 35, (3/2000), pp. 377-384.						
	н	Lock F	lan A. Young, J. K. Greason, and K. L. Wong, "A PLL Clock generator with 5 to 100 MHz of Lock Range for Microprocessors", <i>IEEE Journal of Solid-State Circuits</i> , Vol. SC-27, (11/1992), pp. 1599-1607.						

EXAMINER		DATE CONSIDERED						
*EXAMINER:	Initial if reference considered, whether or not criteria is in confor	mance with MPEP 609. Draw line through citation if not in conformance and not						
	considered. Include carry of this form with next communication to application(s)							